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ABSTRACT
Naturally occurring space radiation particles can produce transient and
permanent changes in the electrical properties of electronic devices and systems. In
this work, the transient radiation effects on DRAM and CMOS SRAM were
considered. In addition, the effect of total ionizing dose radiation of the switching
times of CMOS logic gates were investigated.
Effects of transient radiation on the column and cell of MOS dynamic
memory cell was simulated using SPICE. It was found that the critical charge of the
bitliqe was higher than that of the cell. In addition, the critical charge of the combined
cell-bitline was found to be dependent on the gate voltage of the access transistor.
In addition, the effect of total ionizing dose radiation on the switching
times of CMOS logic gate was obtained. The results of this work indicate that, the
rise time of CMOS logic gates increases, while the fall time decreases with an
increase in total ionizing dose radiation. Also, by increasing the size of the P-channel
transistor with respect to that of the N-channel transistor, the propagation delay of
CMOS logic gate can be made to decrease with, or be independent of an increase in
total ionizing dose radiation.
Furthermore, and method was developed for replacing polysilicon
feedback resistance of SRAMs with a switched capacitor network. A switched
capacitor SRAM was implemented using MOS Technology. The critical change of the
switched capacitor SRAM has a very large critical charge. The results of this work
indicate that switched capacitor SRAM is a viable alternative to SRAM with polysilicon
feedback resistance.
TABLE OF CONTENTS
PAGE
ii
Title Page ........................................................................
Distribution List ........................................................... i.
Abstract ..................................................................................iv
Listof Table .............................................................................vii
List of Figures .............................................................................viii
I INTRODUCTION .................................................................I
2 SINGLE EVENT UPSET SUSCEPTIBILITY OF DRAMS ................... 3
2.1 DRAM ................................................................ 3
2.2 RADIATION EFFECTS ON DRAMS ......................................... 5
2.3 CRITICAL CHARGE OF DRAMS ............................................ 8
2.4 INTERFACING SPICE TO FORTRAN PROGRAMS ................. 10
2.5 CRITICAL CHARGE FOR SENSITIVE NODES OF DRAMS ........... 13
2.6 DISCUSSION OF RESULTS ...................................... 16
2.7 CONCLUSIONS .......................................................... 20
212.8 REFERENCES .................................................... ..........
3 THE EFFECTS OF TOTAL IONIZING DOSE RADIATION ON THE
SWITCHING TIMES OF CMOS LOGIC GATES ...................
3.1 INTRODUCTION ..........................................
3.2 SWITCHING TIME EXPRESSIONS ...........................
3.3 C-PROGRAM CALCULATIONS AND RESULTS ...........
23
23
23
33
3.4 PSPICESIMULATIONS AND RESULTS ............ 35
W
3.4.1 Effects of TID on Switching Times of
Inverters .................................. 35
3.4.2 Effects of TID on Switching Times of 3-input
CMOS NAND Gate .......................... 42
3.4.3 Effects of TID on Switching Times of
CMOS NOR Gate ..................... 43
CONCLUSIONS ................................................ 48
REFERENCES ............................................... 51
4 RADIATION HARDENING OF CMOS SRAM USING SWITCHED
CAPACITOR NETWORKS ............................................
4.1
4.2
4.3
4.4
4.5
4.6
4.7
4.8
52
INTRODUCTION ........................................... 52
SWITCHED CAPACITOR NETWORKS ...................... 54
MOS IMPLEMENTATION OF SC SRAM ....................... 60
SWITCHING TIMES OF SRAM CELLS ......................... 64
CRITICAL CHARGE OF SRAM CELLS ............................ 70
DISCUSSION OF RESULTS .................................. 81
CONCLUSIONS AND FUTURE WORK ........................... 85
REFERENCES ................................................... 88
5 SUMMARY ............................................................................ 90
APPENDICES ....................................................................... 92
APPENDIX A RESEARCH STAFF ..................................................... 92
APPENDIX B PUBLICATIONS .......................................................... 93
ACKNOWLEDGEMENTS ........................................................... 95
LIST OF TABLES
= .
W
W
1
Table 2.1
Table 2.2
Table 2.3
Table 3.1
Table 4.1
Table 4.2
Table 4.3
Table 4.4
Table 4.5
Table 4.6
Capacitance and Resistances for DRAM Circuit .................
Critical Charges on Circuit Nodes .............................
10
15
Critical Charge for the Memory Cell as a
function of Gate Voltage of the Access
Transistor ..........................................................
18
Total Ionizing Dose versus Mobility and
Threshold Voltage and calculated KP. and
KPp ...................................................................
34
Some Useful Relations For The Analysis
of SC Network .........................................................
57
Switching Times of SRAM Cells ........................................... 69
Local Write Times of SRAM when the SRAM
Output Voltage is 90% of the Maximum
Output Voltage ...........................................................
71
Local Write Times of SRAM when the SRAM
Output Voltage is 99% of the Maximum
Output Voltage ...........................................................
72
Critical Charge of CMOS SRAM Cells for
P-hit Simulation of SEU .................................................. 82
Critical Charge of CMOS SRAM Cells for
N-hit Simulation of SEU .................................................. 83
=
w
w
vii
LIST OF FIGURES
Figure 2.1
Figure 2.2
Figure 2.3
Figure 2.4
Figure 2.5
Figure 2.6
One Transistor DRAM Cell ................................................ 4
Example of a DOS batch Program for
Embedding SPICE into a FORTRAN Program ......................... 11
Flowchart for a Program for Embedding SPICE
into a FORTRAN Program .................................................. 12
Circuit Models for SPICE Simulation of Alpha
Particle Hits. (a) Cell hit, (b) Bitline hit and
(c) Cell and Bitline hits ................................................. 14
Voltage across Memory Cell Capacitor versus time ................. 17
Critical Charge as a function of Gate Voltage
of Access Transistor ........................................................ 19
w
=
Figure 3.1
Figure 3.2
Figure 3.3
Figure 3.4
Figure 3.5
Block diagram of a Generic CMOS Logic Gate ....................... 24
CMOS Logic Crates (a) inverter (b) 3-input NAND
gate and (c) 3-input NOR gate ....................................... 26
Rise time, Fall time and Propagation delay of an
inverter .................................................................... 36
Rise time, Fall time and Propagation delay of 3-input
NAND gate ....................................................................
36
Rise time, Fall time and Propagation delay of 3-input
NOR gate ....................................................................
37
r ,
W
=
=
Figure 3.6
Figure 3.7
Figure 3.8
Figure 3.9
Propagation delay versus TID of inverter with
various transistor sizes ....................................................
Propagation delay versus TID of 3-input NAND
gates with various transistor sizes ...................................
Propagation delay versus TID of 3-input NOR gates
with various trnsistor sizes .............................................
Fall Time versus TID for CMOS inverter
viii
37
38
38
Wv
Figure 3.10
(PSPICE results) ........................................................... 40
Rise Time versus, TID for CMOS inverter
(PSPICE results) ........................................................... 40
Figure 3.11
Figure 3.12
Figure 3.13
Figure 3.14
Figure 3.15
Figure 3.16
Figure 3.17
Propagation delay versus TID for CMOS inverter
(PSPICE results) .......................................................... 41
Fall Time versus TID for CMOS 3-input NAND
gate (PSPICE RESULTS) .................................................... 41
Rise Time versus TID for CMOS 3-1nput NAND
gate (PSPICE RESULTS) .................................................... 44
Propagation delay versus TID for CMOS 3-input
NAND gate (PSPICE RESULTS) ........................................... 44
Fall time versus TID for CMOS 3-input NOR gate
(PSPICE RESULTS) ....................................................... 46
Rise Time versus TID for CMOS 3-input NOR gate
(PSPICE RESULTS) ....................................................... 46
Propagation delay versus TID for CMOS 3-input
NOR gate (PSPICE RESULTS) ............................................. 47
Figure 4.1
Figure 4.2
Figure 4.3
Figure 4.4
Figure 4.5
Figure 4.6
Figure 4.7
CMOS SRAM with Feedback Resistors ............................... 53
Single Phase Grounded Switched Capacitor Network ........... 55
Z-domain Equivalent Circuit of Single Phase
Grounded Switched Capacitor Network ................................ 55
Z-domain Equivalent Circuit of Storister
having a Delay of a Full Switching Period ............................. 59
Continuous Time Model of a Storister ................................... 59
Model of SPICE Implementation of a Storister ...................... 61
Continuous-Time Domain Equivalent Circuit of
Single Phase Grounded Switched Capacitor (SC)
Network ................................................................... 61
Figure 4.8 CMOS SRAM Cell with Single Phase Grounded
SC Network ................................................................ 62
W
w
w
= =
!
w
W
W
w
Figure 4.9
Figure 4.10
Figure 4.11
Figure 4.12
Figure 4.13
Figure 4.14
Figure 4.15
Figure 4.16
Figure 4.17
Figure 4.18
Switched Capacitor CMOS SRAM ....................................... 63
CMOS SRAM without Feedback Resistances ....................... 65
Transient Analysis of Switched Capacitor SRAM
with the Clock Pulse ON. V(3) is input
and V(5) is output ............................................................. 66
Transient Analysis of Switched Capacitor SRAM
with the clock pulse OFF. V(3) is input
and V(5) is output ............................................................ 67
Write Time versus Feedback Resistance of
CMOS SRAM ................................................................... 73
Waveform for the Exponential Current Pulse ..................... 75
P-hit Simulation for SC SRAM with the Clock
Pulse ON. V(3) and V(5) change states ............................. 76
P-hit Simulation for SC SRAM with the Clock
Pulse OFF. V(3) and V(5) change states .............................. 77
P-hit Simulation for SRAM without Feedback
Resistor. V(1) and V(3) change states ................................ 79
P-hit Simulation for SRAM with Feedback
Resistance of 80 Kilohms. V(3) and V(5)
change states .............................................................
8O
w x
m
=I
n
w
w
CHAPTER 1
INTRODUCTION
Naturally occurring space radiation environment can produce transient and
permanent changes in the electrical properties of electronic devices and systems.
Some radiation particles in the space environment are electrons, protons, cosmic ions
and alpha particles. These particles can cause transient changes or permanent
damage in electronic ciruits. One of the aims of radiation studies is to design devices,
circuits or systems whose operation is insensitive to radiation.
CMOS (Complementary metal oxide silicon) logic gates are the basic building
blocks of space electronic systems, such as space vehicles and satellites. CMOS logic
gates have low power dissipation and high noise margin. These two properties make
the use of CMOS logic gates more desirable in space electronic systems.
As a result of radiation, logic upset can occur in a CMOS logic gate. A logic
upset may change the state of a logic device. Also, an upset at a gate can be
transmitted to different parts of a circuit. Single event Upset (SEU) can cause a
memory cell to change its logic state. Such an upset is temporary and non-recurrent.
An SEU is induced when a charges particle strikes a portion of an integrated circuit
and creates a large number of electron and hole pairs along its path. In order for SEU
to occur, a particle hit has to occur at a sensitive node of an integrated circuit and the
circuit has to collect enough charge to cause the logic state of the circuit to change.
Total Ionization Dose (TID) radiation results in parametric changes in MOS
devices. The principal TID effects on MOS transistors are negative shift in the
threshold voltage and degradation of channel mobility. Since the threshold voltage
amd mobility affect the performance of MOS devices, the TID radiation will affect the
operation of electronic systems built using MOS devices.
There are three objects of this work:
(1) To obtain the critical charge of memory cell and bitline of DRAM.
(2) To determine the effect total ionizing dose (TID) radiation the switching time
of CMOS Logic Gates.
(3) To explore the use of switched capacitor networks for hardening CMOS SRAM
against single event upsets.
In Chapter 2, the critical charge of DRAM is obtained. It will be shown that the
critical charge is dependent on the gate voltage of the access transistor. A way of
integrating the circuit analysis software, SPICE,and FORTRAN is shown. The latter
is needed for the calculation of the critical charge.
In Chapter 3, the rise time, fall time and propagation delay of CMOS logic gates
are derived. The effects of total ionizing dose radiation on the fall time and rise time
of CMOS logic gates were obtained using C program calculations and PSPICE
simulations. The variations of mobility and threshold voltage on MOSFET transistors
when subjected to TID radiation were used to determine the dependence of switching
times on TID.
In Chapter 4, a method is developed for replacing polysilicon feedback resistors
by switched capacitor networks. A switched capacitor SRAM is implemented using
MOS technology. Computer simulations using SPICE was performed on switched
capacitor SRAM, and SRAM with and without feedback resistors.
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CHAPTER 2
SINGLE EVENT UPSET SUSCEPTIBILITY OF DRAMs
z
2.1 DRAM
The MOS DRAM is a widely discussed integrated circuit because of the significant
impact it has had on the performance and growth of all types of computers over the
last two decades. MOS DRAMs are relatively faster, cheaper and smaller than
..._=
_=
i
==
lID
=_
i
H
J
r_
H
w
i
SRAMs.
One configuration of the one-transistor dynamic memory cell is shown in Figure
2.1. It consists of an access transistor and a storage capacitor [1]. Logic "1" or "0"
is represented by the presence or absence of charge on the storage capacitor.
Because of leakage current, the charge stored on the capacitor disappears with time.
DRAM must be refreshed periodically. For efficient operation of the DRAM, the
leakage current must be very small, such that the refresh rate will be considerably
low compared to the operating frequency of the-dynamic memory.
Information is written into the memory cell by placing the data on the bitline and
transferring the data on the bitline into the capacitor through an access transistor.
Signal on the word line turns the access transistor on or off. A READ is performed
by precharging the bitline and raising the voltage on the word line. Charge sharing
between the storage cell and the bitline capacitances changes the voltage on the bit
line which is detected using a sense amplifier. For each bit, the sense amplifier
Bitline
Word line
i
Storage
Capacitor
Figure 2.1 One Transistor DRAM Cell
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restores the small bit line voltage swing to a full voltage level required to distinguish
logic "1" from logic "0". The information on the cell is destroyed when read.
"Sense-application" circuitry must be provided for each bit line to restore the
small bit line voltage swing to the full voltage levels required to distinguish a logic "1"
or a logic "0".
DRAM cells can suffer single-event upset or soft errors due to ionizing radiation.
Upsets are the result of free carriers created by ionizing radiation that can be
collected directly by the cell's storage capacitor, upsetting the stored charge. Soft
errors can also occur as a result of ionizing radiation striking bitlines or storage cells
or sense amplifiers.
In this chapter, the critical charge of the DRAM will be obtained. It will be
shown that the critical charge is dependent on the gate voltage on the access
transistor. Integration of the circuit analysis software, SPICE, and FORTRAN is
required for the critical charge computation. A batch program that allows such
integration was written. This program is described in this report.
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2.2 RADIATION EFFECTS ON DRAMS
Soft error was first reported by May and Woods [2] in 1979. They found that
alpha particles are emitted by radioactive decay of uranium and thorium which are
present in minute quantities in packaging materials. Alpha particles penetrate the
die surface to create enough electron-
random, single-bit error.
hole pairs near a storage node to cause a
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Sai-Halasz et al [3] examined the effects of scaling on the soft error rate. They
found that with the reduced feature size, the critical charge is reduced and multiple
errors increase. They suggested some modifications to reduce the soft error rate
in DRAMS: (1)delay the arrival
inducing fields in the substrate.
provide regions where the excess carriers
harm to the circuits. They found that the
incorporation of a buried grid of opposite
of excess minority carriers to circuit nodes by
(2) reduce the minority carrier lifetime and (3)
are collected and dispersed without
most promising modification is the
conductivity type from the substrate.
Two modes of upset of MOS dynamic RAM were discussed by Toyabe et al [4]:
memory-cell mode and bit-line mode. In the memory-cell mode, an upset is caused
by radiation-generated electrons flowing into the storage capacitor. In the bitline
mode, an upset is caused by electrons flowing into the n+ diffused layer in a
floating bitline in a read cycle. Since this failure mode occurs only in the read cycle,
the soft error rate due to this mode is proportional to the access frequency
(inversely proportional to the cycle time).
Hague et al [5] measured the soft error rates of commercially available
64K and 256K DRAM using a MC6800 microprocessor in conjunction with an
Am-231 alpha source. They observed that the spread of SEUs over a
particular device/manufacturer was much smaller than the differences between
device families and manufacturers. In addition, they found that the devices showed
widely differing rates, bit-line upsets dominate in 64K and cell upsets predominate
in the 256K DRAMs.
Computer simulations of alpha bits on a 64K MOS dynamic RAM were done
6
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using the circuit simulation program SPICE [6]. Not only were the bitline and storage
cell capacitors shown to be susceptible to upset, but the sense amplifier columns
were shown to upset as a result of alpha particle hit. Parasitic column capacitance
and resistance were represented by a multi-stage RC delay line. An exponential
decaying current source with a time constant of 1 nanosecond was used to represent
the current due to the collected alpha generated charge. The soft errors were found
to be dependent on the impedance of the interrupt device (device that decouples
the column from the sense
amplifier to pull down faster).
amplifier, allowing the low going node of the sense
In general, it was observed that during a sense
amplifier hit, charge collected by the sense amplifier node can be dissipated to the
column through the interrupt device. In addition, if a hit occurs during precharge,
charge is drained from the column through the pre-charge device to a power supply,
and this type of hit does not cause soft errors. However, if hit occurs just before
precharge ends, enough charge may remain on the sense amplifier node to cause
false latching.
A recent failure mode combined cell-bitline (CCB) of radiation-induced soft errors
in dynamic memories was recently reported [7]. It occurs when the cell and the
bit line each collects radiation-induced charge which is insufficient to upset the cell,
but which does cause an error in combination. The study indicates that, at short
cycle times, CCB failure can dominate soft error rate in high-density, high- speed
dynamic memories.
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2.3 CRITICAL CHARGE OF DRAMS
A high energy particle can strike the storage capacitance nodes and/or the bitline.
The charged particle, penetrating the memory cell device, will produce a number of
carriers determined by it initial energy. The generated carriers appear as "photo
currents" within the affected nodes of a device. Cell upsets will take place if enough
charge is delivered to the hit node. The charge needed to cause cell upset is termed
critical charge, Qcrit
Critical charge is a measure of single event vulnerability of RAM cells. It can be
evaluated by analysis or simulation of circuits and layouts during the design cycle [8].
The critical charge offers an advantage of preproduction assessment thereby
allowing for design optimization.
In general, the critical change of sensitive nodes is expressed as:
Qcri_ = /o"i (t) dt (2. i)
W
z :
m
win;
but, the current i(t) can be approximated as"
i (C) = Ae -¢/" (2.2)
and the charge is given as:
Qcrit = f S_Ae-_/_ (2 . 3)
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where:
A = current amplitude
r = the falling time constant
= 250ps [Diehl et al, 1982]
Equation (2.3) simplifies to:
Qcri_ = AT (2 .4)
w
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A is the amplitude of the exponential pulse that will cause the
obtained by using both SPICE and FORTRAN programs.
SPICE [9] is one of the popular circuit simulation tool in use today.
cell to upset. It is
AC, DC,
transient and Fourier analysis can be performed using the SPICE software. Circuit
analysis using SPICE is done on a user-written program consisting of formalized
statements describing the circuit elements, node connections and parameters that
specify the electrical characteristics of the elements in the circuit. One of the
drawbacks of SPICE is its inability to embed itself into a fortran program. Since A
of equation (2.4) has to be obtained using an iterative process, a special interface
program had to be written so that SPICE can be run under a "shell". The next
section describes this interface program.
SPICE circuit simulator requires the device dimensions such that the program
can calculate capacitances and resistances at each circuit node. Table 2.1 shows the
capacitance and resistance of DRAM circuit.
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TABLE 2.1
CAPACITANCE AND RESISTANCES FOR 64K DRAM CIRCUIT
=
!-7
Bitline capacitance per memory cell
Memory cell capacitance
Diffusion resistance of bit line per cell
Gate capacitance per memory cell
Poly resistance of the gate per cell
= 32 fF
= 30 fF
= 275 Ohms
= 44.16 fF
= 20 Ohms
= =
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2.4 INTERFACING SPICE TO FORTRAN PROGRAMS
Figure 2.2 shows an example of the program that was used to interface the
SPICE software with FORTRAN program. This is a DOS batch program [10] The
program was actually used to find the amplitude of an exponential decaying signal
that will cause the upset of a cell when there is a hit on the memory capacitor.
Similar programs were used to obtain the critical charges when hits occurred on the
column, and combined cell- column hits. A simplified flowchart of the interface
program is shown in Figure 2.3. The SPICE circuit file, CELL.CIR is created. The
SPICE circuit file, CELL.CIR was formed by combining files "CELL-I.DAT" and
"CELL-2.DAT." "CELL-1 .DAT contains information about the exponential signal used
for the transient analysis. The amplitude of the exponential signal was incremented
at each run of the SPICE program when this batch program is running. The file
"CELL-2.DAT" contains information about the memory circuit which does not change
J 10
Ww
Figure 2.2
REM CELLI.BAT
REM CREATE A FILE FOR COUNTING NUMBER OF ITERATION
:REPEAT
REM TRANSIENT ANALYSIS IS PERFORMED (SPICE)
CD C:\PSPICE
PSPICEI CELLI.CIR CELL.OUT
i
REM OUTPUT OF MEMORY CELL IS TESTED (FORTRAN)
CD C:\FORTRAN3
COPY C:\PSPICE\CELL.OUT C:
SWITCH
REM TEST FOR CHANGE OF STATE
IF EXIST STATECHG.DAT GOTO DONE
REM CHANGE THE AMPLITUDE OF CURRENT PULSE
VARCHG
COPY CELL-I.DAT + CELL-2.DAT CELL.CIR
COPY CELL.CIR C:\PSPICE
GOTO REPEAT
:DONE
DEL STATECHG.DAT
Example of a DOS batch Program for Embedding SPICE into a FORTRAN
Program 11
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at each run of the SPICE program.
number of time the
program "COUNT". Transient analysis program is run. The Fortran
"SWITCH" is used to test whether the output of a cell has changed state.
In addition, a file is created for counting the
SPICE program has ran. This is done using the FORTRAN
program
If there
is a change of state, a file STATECHG.DAT is created. If there is no change of state,
the amplitude of the current pulse is incremented using the FORTRAN program
"VARCHG". The pulse information (amplitude) in the file CELL-1 .DAT is changed at
each run of the FORTRAN program "VARCHG." With the change in amplitude of the
pulse, the transient analysis is run again.
2.5 CRITICAL CHARGE FOR SENSITIVE NODES OF DRAM
Dynamic memories have structures particularly sensitive to alpha particle bits.
They are the bitline and the storage cell capacitors. Figure 2.4 shows the circuit
models used for the cell, bitline and combined cell-bitline particle hit simulation.
Current source is used to represent collected alpha generated electrons [6].
Because of implanted nodes associated with polysilicon columns of the bitlines,
bitlines have a small effective charge collection area, therefore, the amount of charge
collected at the bitline region during alpha hit is reported to be small. Unlike bitline
node, the memory cells are floating during precharge. Thus a cell hit during precharge
as well as after precharge but prior to latching can upset stored information.
Due to the distributed RC network of the bitline, the bitline node closest in the
access transistor will have the lowest critical charge compared to the critical charge
at other nodes of the bitline [6]. A hit at the storage capacitor node may be able to
13
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Figure 2.4
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(c)
Circuit Models for SPICE Simulation of Alpha Particle Hits. (a) Cell hit, (b)
Bitline hit and (c) Cell and Bitline hits.
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discharge the charge stored on the cell capacitor. Using the DOS batch program,
SPICE simulations were performed on the memory cell assuming the cell has four
columns with 256 rows, the critical charges obtained for the cell and bitline are
shown in Table 2.2. The amplitude values for the various sensitive nodes simulated
during alpha particle hit are:
Bitline = 1.68"10 3 A
Cell capacitance = 3.8"10 .4 A
Combined CelI-Bitline (0 gate voltage) = 3.7 * 104 A
Combined CelI-Bitline (5 gate voltage) - 1.36"10 .3 A
Table 2.2 lists the major results of the critical charge on bitline, cell, and
combined cell-bitline. The combined cell-bitline was compared for 0 and 5V gate
voltages.
TABLE 2.2
• CRITICAL CHARGES ON CIRCUIT NODES
Nodes fC
BITLINE
Cell
Combined CelI-Bitline (0V)
Combined CelI-Bitline (5V)
Critical charge of cell
Critical charge of bitline
425
105
105
360
92.5
420
iiJ ................ il ............. illlll ..... iilllilJlllllll_llll_llll
15
u
ww
E
IW
= =
w
w
w
u
w
Figure 2.5 shows the voltage across the memory cell capacitor versus time,
when the capacitor was bit by a source whose amplitude was large enough to cause
the capacitor to lose its charge. A figure similar to figure 2.5 was obtained when the
current pulse was large enough for the charge stored on the column capacitances to
be lost.
Critical charge was also found when both the memory cell and the bitline were
hit at the same time. The critical charge for the combined cell-bitline was obtained
with respect to the gate voltage of the access transistor. Table 2.3 shows the
critical charge as a function of the gate voltage of the access transistor. Figure 2.6
shows the critical charge as a function of the gate voltage.
2.6 DISCUSSION OF RESULTS
For the DRAM, the critical charge of 92.5 fC was obtained for the cell and the
value of 420 fC was obtained for the bitline. The critical charge obtained in this work
is similar those reported in the literature. The critical charge obtained by May and
Woods [2] was between 20 to 150 fC. The range for the critical charge of DRAMs
reported by Peterson et al [11] was between 20 to 180 fC.
For the DRAM cell, it was found that the critical charge of the memory cell is
dependent on the gate voltage of the access transistor. This result has not been
reported in the literature. The results seem to indicate that when the access
transistor is turned on, the memory capacitance and the bitline capacitance form an
RC network and because of charge sharing among the capacitances, the charge
needed to cause the memory to change state is increased.
16
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Figure 2.5 Voltage across Memory Cell Capacitor versus time.
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TABLE 2.3
CRITICAL CHARGE FOR THE MEMORY CELL AS A FUNCTION OF
GATE VOLTAGE OF THE ACCESS TRANSISTOR
GATE VOLTAGE (V) AMPLITUDE OF CURRENT
PULSE (A)
CRITICAL CHARGE
(fC)
h_
0 0.37E-03 92.5
1 0.38E-03 95.0
2 0.60E-03 150.0
3 0.90E-03 225.0
4 0.116E-02 290.0
5 0.136E-02 340.0
L
i = '
The dependence of critical charge on the access transistor gate voltage is in
apparent conflict with the recently announced DRAM soft error, the combined cell-bit
(CCB) failure mode of DRAMs [7]. This failure mode occurs when the cell and the
bitline each collects radiation induced charge which is insufficient to upset the cell,
but which does cause an error in combination. The CCB failure mode seems to
dominate soft error rate in high density, high speed dynamic memories at short cycle
times. In this work, short cycle times were not assumed while calculating the critical
charge for the DRAM cell and bitlines. Issues related to short cycle times will be
considered in future.
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2.7 CONCLUSIONS
The critical charge of the DRAM memory cell and bitline were determined. The
values obtained are similar to those reported in the literature. The critical charge of
memory cell was found to be depe'ndent on the gate voltage of the access transistor.
In addition, critical charge for the combined cell-bitline upset is a voltage
dependent. If the bitline and cell are decoupled by having a zero gate voltage, the
critical charge is lower than if the bitline is coupled to the memory cell through the
access transistor.
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THE EFFECTS OF TOTAL IONIZING DOSE RADIATION ON THE SWITCHING TIMES
OF CMOS LOGIC GATES
3.1 INTRODUCTION
Space electronic systems are affected by radiation which can cause
deterioration of system performance or system failure. Most space systems
have MOS devices as basic building devices for computing and storage of information.
MOS devices when subjected to total ionizing dose (TID) radiation experience shifts
in the device parameters due to increased oxide trapped charges and interface states
[1]. The principal TID effects on MOS transistors are negative shift in the threshold
voltage and degradation of channel mobility [2]. The threshold voltage and mobility
affect the performance of electronic circuits.
In this chapter, we investigate the effect of TID on the rise time, fall time and
propagation delay of CMOS INVERTERS, NAND and NOR gates. In addition, the
effect of transistor sizing on the propagation delay of CMOS logic gates under the
influence of TID radiation will be explored.
3.2 SWITCHING TIME EXPRESSIONS
Figure 3.1 shows a block diagram of a generic CMOS logic gate. The node
capacitance at the output represents the equivalent load capacitance due to transistor
gate capacitance, metal interconnect capacitance, and diffusion capacitance [3]. The
capacitor will be charged during pull-up (or rise time transition) and it will be
discharged during pull down (of fall time transition). The P-channel and N-channel
z ,
W
w
INPUT
P - CHANNEL
NETWORK
N - CHANNEL
NETWORK
OUTPUT
Figure 3.1 Block diagram of a generic CMOS Logic Gate "
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network represent N-channel and P-channel transistors, either as singles or in series
or parallel combinations. CMOS inverters, nand and nor gates, shown in Figure 3.2,
can be obtained from the generic network shown in figure 3.1 [3].
Switching time is a measure of the speed of operation of a logic gate. The
switching times, considered in this work, are the rise time, fall time and propagation
delay. The rise time is defined as the time required for logic gate output to rise to
90% of the maximum possible output, while the fall time is the time taken for the
output to fall to 10% of the maximum possible output. The fall and rise time
definitions are similar to those used by Taub and Schilling [4]. The propagation delay
is the arithmetic mean of the rise time and fall time.
To derive the CMOS inverter fall time, assume that the capacitor is initially
charged to the maximum voltage, V c = Vom.x.
high to low, the NMOS transistor conducts. Initially,
saturation. After a-time, due to the discharge of the
When the inverter output falls from
the transistor will be in
capacitor, the transistor
conducts in the non-saturation region. The time the NMOS transistor is in saturation
can be shown to be [5]"
2 LnCL( Vomax-V_sn+Vtn)
ts.t- W,_Cox( V_,.-Vt.) (3 .I)
where
L, = length of n-channel device.
W, = width of n-channel device.
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Figure 3.2 CMOS Logic Gates (a) inverter (b) 3-input NAND gate and (c) 3-input
NOR gate
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Va,. = voltage between gate and source of n-device.
u, -- mobility of n-channel device.
Cox = gate oxide capacitance.
The symbols in the equation (3.1) are similar to those in the literature [3].
the transistor is in non-saturation region is given as:
The time
where:
-0.5CLK_ 1 [in
C,,on,.,t- (V_s._V=)
o.1(2 (V_sn-V=) -Vom_)
(2 ( Vgsn-Vtn) -0.1Vomax) ]
_nC°xWn (3.3)
Ka- Ln
(3.2)
The fall time is the sum of t,,, and t,o,,,t. Adding equations (3.1) and (3.2), the fall
time becomes:
t£
( Vo._.C (1 +0 •51nY) (Vgsn-V_n))
o. 5C21K. (v_,n-V_,) _
(3.4)
where
_L
w
o._(2(v_,o-v_o)-Vo._)y=
2 (vg,_-v_,)-o.iVo_
(3.5)
Equation (3.1) is similar to that given in the literature [3, 4]. However, the expression
for t,o,,,t given in Equation (3.2) is different from that obtained by Taub and Schilling
[4]. The latter obtained the following expression for t,o,,=t:
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_nonsa t
fn(Vgsn-V_n)2
It was assumed by Taub and Schilling that:
(V_s"- V_n) -V°m_ " I. 0
(v_,n-v_n)-o.IVom=
(3.7)
which is incorrect.
To derive the
originally discharged.
voltage increases, the device enters into the non-saturation region.
for the PMOS device to be in the saturation region is given as:
2c,(Vo,_-(v,,_-lv_pl) (3.8)
Csa t =
rise time equation, we assume that the load capacitance is
The PMOS is then in the saturation region, and as the output
The time taken
i;
!f,,
: L
where:
and
Lp = length of p-channel device.
Wp = width of p-channel device.
up = mobility of PMOS device.
V.o . = voltage between the source and gate of p-channel device.
Kp ". v'PC°=WP (3.9)%
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The time the PMOS is in the non-saturation region is given as:
w
CLInX (3. I0)
Cnon,,.t- Kp(V,,_-IV=pl)"
= =
w
w
The rise time is obtained by adding the equations (3.8) and (3.10):
t Z
= CL(Vomax-(l-0"51nX) (Vsep-IVtPI)) (3.11)
f; (Vs _ IVtp:)2
= =
w
where
X m
2.1 (v,w-: vtp:)Vow-2 (v,_-:v_p:)2-0.i_
o.IVo_ (3(v,_-: v_p:)-Vow)
(3.12)
The propagation delay, t_, is the average of the rise time and fall time:
(tf + t z) (3.13)
t_- 2
w
w
&d
To obtain the switching times of the NAND and NOR gates, it should be noted
that for the NAND or NOR gates, P-channel and N-channel networks contain
transistors which are either in series or in parallel. If the transistors are in series, the
switching time is approximately the sum of the switching time of the individual
29
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transistors [6]. However, if the transistors are connected in parallel, then the
switching time will be reduced if all the transistors are conducting [6]. Equations (3.3)
and (3.9) can be modified to obtain the switching times of NAND and NOR gates.
For CMOS NAND gate, the P-channel network, of Figure 3.2, has P-Channel
transistors connected in parallel, while the N-channel network will be replace by series
connected N-channel transistors.
when all the series N-channel
For the NAND gate, the output become low only
transistor conduct. Assumung each N-channel
transistor has a fall time tf_, the fall time of the NAND gate is approximately equal to
the sum of the individual N-channel conduction time [6]. Thus
n
t:NAND = _ t:i (3. 14)
i=i
w where:
w
n = number of input to the NAND gate.
If the NMOS transistors are identical, then the fall time for an n-input CMOS NAND
gate is:
tfNANo = n tfi (3,15)
E_J
L_
= =
z z
J
the fall-time tf_ can be approximately be given by the fall time expression of equation.
(3.4)
For n-input CMOS NAND gate, the output will be high, when one or more of n-
parallel connected CMOS devices conduct. The more the number of conducting P-
30
channel-transistors, the less the rise time, due to the reduced resistance of the
parallel-connected P-channel transistors. Assuming that the time taken by a single P-
channel transistor to change the output to high is tf_. For an n-input CMOS NAND
gate, the time taken by b simultaneously conducting P-channel transistors depends
on the effective parallel resistance of the conducting P-channel transistors. If the
transistors have identical parameters, then the rise time for CMOS NAND gate [6] is
given as:
tzi (3.16 )
tzN_m - b
_=
where:
1 < b < n
i.
w
F
4Li
The minimum rise time is obtained when all the P-channel transistors conduct at the
same time (i.e. b = n), while the maximum rise time isobtained when a single P-
channel transistor conducts (i.e. b -- 1 ). Normally, it is good to state one rise time for
for the NAND gate. The worst case rise time is the maximum rise time. This occurs
for b = 1. Thus, the rise time of CMOS NAND gate can be expressed by equation
(3.11).
In this work, Equations (3.4) and (3.15) were used to obtain the fall time of
three input NAND gate. The n in Equation (3.15) was set to 1. Equations (3.11) and
(3.16) were used to obtain the rise time of the three input NAND gate. The b of
Equation (3.16) was set to unity.
The CMOS NOR gate can be reconstructed from Figure 3.1 by replacing the N-
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channel network by a parallel connected NMOS transistors, and replacing the P-
channel network by a series connected PMOS transistors. For an N-input, NOR gate
of N-channel transistors of same dimensions, the fall time is given as:
tfl (3 17)
tz,_oR- b
where:
== 1 _ b < n
z
r_
w
and
b is the number of conducting transistors
w
=___-
---_3
Once again, the worst case fall time is obtained when a single N-channel transistor
conducts (i.e. b = 1). Thus, equation (3.4) can be used as the worst case fall time
for NOR gates.
For the CMOS NOR gate, the output will be high, provided all the series-
connected transistors are conducting. If the conduction time for each transistor is t,,
for an n-input CMOS NOR gate, the rise time is approximately given as the sum of the
individual P-channel transistors [6]. Assuming that, all P-channel transistors have the
same dimensions, then
tzNOR _ n tri (3 .18 )
In this work, Equations (3.4) and (3.17) were used to obtain the fall time of
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three input NOR gate. The b in Equation (3.17) was set to unity. Equations (3.11)
and (3.18) were used to obtain the rise time of three input NOR gate. The n in
Equation of (3.18) was set to be 3.
w
IE]
w
3.3 C-PROGRAM CALCULATIONS AND RESULTS
To investigate the effect of TID on CMOS inverters, NAND and NOR gates, the
switching time equations were employed. C programs were written to calculate the
fall time, rise time and propagation delays of the logic gates. For different values of
TID radiation, the corresponding values of threshold voltages and mobilities for the P-
channel and N-channel transistors were obtained from available data [1,2]. This is
shown in Table 3.1.
The mobility and the threshold voltage at various TID radiation were used to
compute the rise andfall times of the CMOS gates. The minimum dimensions for the
PMOS and NMOS devices are:
to_ = 500 Angstrom,
Co. = 8.0E-04 pF/um 2
L n = Lp = 2 um;
W. = W_ = 5 urn;
CL -- 0.72 pF
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Table 3.1
Total ionizing dose (in rads) versus mobility and threshold
voltage (in volts) and calculated KP,, and KPp.
Dose V m Vt. p. pp KP. KPp
1 .e4 1.42 -1.04 408 200 3.20e-4 1.60e-4
4.e4 1.37 -1.08 401 199 3.14e-4 1.59e-4
7.e4 1.24 -1.13 397 194 3.11e-4 1.55e-4
==_==
==.
-=
=
w--
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z
w
1 .e5 1.19 -1.19 394 188 3.09e-4 1.50e-4
2.e5 1.02 -1.22 384 180 3.01 e-4 1.44e-4
3.e5 0.92 -1.28 380 176 2.98e-4 1.41e-4
4.e5 0.82 -1.30 368 172 2.89e-4 1.38e-4
6.e5 0.68 -1.36 360 164 2.82e-4 1.31e-4
7.e5 0.60 -1.38 356 162 2.79e-4 1.30e-4
9.e5 0.49 -1.40 353 158
Note: The above data do not include rebound effects
2.77e-4 1.20e-4
Equations (3.3) and (3.9) were used to obtain the fall and rise times of CMOS
inverter. Modified versions of the above mentioned equations, discussed in the
previous section, were used to calculate the switching times of 3-input CMOS NAND
and NOR gates.
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Figures 3.3, 3.4 and 3.5 show the switching times for inverter, 3-input NAND
and 3-input NOR gates, respectively. It can be seen from the figure that, the rise time
increases with TID while the fall time decreases with TID.
The widths of the P-channel transistors were changed to obtain the effects of
transistor sizing on the switching time. Figures 3.6, 3.7, and 3.8 show the
propagation delay versus TID for inverter, 3-input NAND gate, and 3-input NOR gate,
respectively. It is interesting to note that, by increasing the size of the P-channel
transistor with respect to that of the N-channel transistor, the propagation delay of
CMOS logic gates can be made to decrease. Furthermore, from figures 3.3 and 3.4,
it can be seen that the propagation delay decreases with an increase in TID for
INVERTERS and NAND gates. However, from figure 3.5, there is a slight increase in
propagation delay with respect to TID for NOR gates.
3.4 PSPICE SIMULATIONS AND RESULTS
PSPICE is one version of SPICE, which is a standard program for simulation of
integrated circuits. PSPICE has built in models of semiconductor devices, passive
components, controlled sources and signal generators. In this work, the signal
generator will be used to generate the input signal, V m. The generated input signal
has a peak voltage of 4V, a pulse width of 5 psec, and rise time and fall time of about
0.001 nsec.
; i
w
w
3.4.1 EFFECT OF TID ON SWITCHING TIMES OF INVERTERS
SPICE level 3 model was used to obtain more accuracy.
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additional transistor parameters are added, such as gate capacitances, THETA and
KAPPA; details of which are available in the literature [6]. The effect of total ionizing
dose radiation on switching time can be simulated through the threshold voltage VTO
and KP parameter. The KP parameter is related to mobility as KP = #Cox [6]. The
values of total ionizing dose versus mobility and threshold voltage used for PSPICE
simulation are shown in Table 3.1.
The width of P-channel with respect to that of N-channel was varied in turn to
obtain the effect of total ionizing dose on switching time of CMOS inverter. The rise
time and fall time were obtained from PSPICE .PROBE data, while the propagation
delay was calculated by averaging the rise time and fall time.
Figure 3.9 shows the effect of total ionizing dose on fall time of CMOS inverter.
As seen in figure 3.9, the fall time decreases with increase in total ionizing dose. The
curves for TF1 (Wp=W,), TF2 (Wp =2W,) and TF3 (Wp=3W,) are almost the same.
This is expected since the fall time is not dependent on the width of the P-channel
transistor.
The effects of total ionizing dose on the rise time of CMOS inverter is shown
in figure 3.10. It can be seen from the latter figure, that the rise time increases with
increase in total ionizing dose. Also, the rise time decreases as the P-channel width
increases. The propagation delay is the average of rise time and fall time. The
propagation delay for different total ionizing dose of the inverter is shown in figure
3.11.
Equation (3.4) shows the dependency of the fall time on mobility and threshold
voltage of the N-channel transistor. Since both the mobility and threshold voltage of
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N-channel transistor decrease due to total ionizing dose, the fall time will depend on
some canceling effects between the mobility and the threshold voltage. However,
both the PSPICE and C program results indicate a decrease in fall time as the total
ionizing dose increases. This observation suggests that the total ionizing dose effect
on the fall time of CMOS inverter is dominated by the decrease in the threshold
voltage as the total ionizing dose increases. This observation agrees with that
reported by Kerns and Shafer [8] who reported that, for on N-channel MOSFET, the
effect of total ionizing dose on the threshold voltage is more pronounced than the
effect due to the corresponding mobility degradation.
Equation (3.11) shows the dependency of the rise time on mobility and
threshold voltage. The increase of absolute value of threshold voltage, and the
decrease in mobility of P-channel, with total ionizing dose, have resulted in increased
rise time. A similar observation was reported by Hatano and Shibuya [7]. The latter
related the increase in switching speed of digital circuits, with the change in the DC
parameters of MOSFETS due to the effect of total ionizing dose radiation.
3.4.2 EFFECT OF TID ON SWITCHING TIME OF 3-INPUT CMOS NAND GATE.
Using Table 3.1, the effects of total ionizing dose was simulated through the
variation of threshold voltage and KP (mobility) parameter. As discussed earlier, the
KP parameter is related to mobility by the expression: KP =/JCox [6]. The output in
the time domain in response to the input signal was determined by using the transient
response of CMOS NAND gate. The transient response was obtained by the .TRAN
command of SPICE. The results of the transient analysis was obtained using the
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.PROBE command. The values of design parameters are the same as those used in
C program calculation. The PSPICE results of the effects of total ionizing dose on the
switching times of CMOS NAND gate follow:
The effects of total ionizing dose radiation on the fall time of 3-input CMOS
NAND gate is shown in figure 3.12. From the latter, it can be seen that the fall time
decreases with increase of total ionizing dose radiation. The maximum rise time is
obtained when a signal P-channel transistor conducts, and the minimum rise time
occurs when all P-channel transistors conducts. Figure 3.13 shows the maximum rise
time (one P-channel transistor is on) for various transistor sizes. The latter figure
shows that the rise time increases with an increase in total ionizing dose radiation.
In addition, figure 3.13 shows a decrease of rise time with an increase of P-channel
width with respect to N-channel width.
The maximum propagation delay (one P-channel transistor on) was drawn for
various transistor sizes. This is shown in figure 3.14. As seen in figure 3.14, the
propagation delay decreases with increase in total ionizing dose.
The PSPICE simulation and C program results agree on the increase in rise time
with total ionizing dose. Also, the fall time and propagation delay decrease with total
ionizing dose. The PSPICE results shows bigger values. The higher PSPICE results
may be due to additional transistor parameters (such as gate capacitances and
resistance) when MOSFET device level 3 model is used.
3.4.3 EFFECTS OF TID ON SWITCHING TIMES OF CMOS NOR GATE.
PSPICE program for CMOS NOR gate was written. The transient response was
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performed by the .TRAN command. The results of the transient analysis was obtained
using the .PROBE command. The effects of total ionizing dose radiation were
simulated through the threshold voltage and KP parameter. The KP parameter is
related to the mobility by the expression: KP = #Cox [6]. The PSPICE simulation
results of the effect of total ionizing dose on 3-input CMOS NOR gate follows:
The effects of total ionizing dose radiation on the fall time of 3-input CMOS
NOR gate is shown in figure 3.15. As seen from the figure, the fall time decreases
with an increase in total ionizing dose radiation. The effects of total ionizing dose on
the rise time of 3-input CMOS NOR gate is shown in figure 3.16. As seen from the
latter figure, the rise time for CMOS NOR gate increases with total ionizing dose
radiation. Also, the rise time decreases with an increase in the width of P-channel
transistor with respect to that of N-channel transistor.
The propagation delay is the average of rise time and fall time, as indicated by
Equation (3.13). Figure 3.17 shows the propagation delay versus TID for NOR gate.
The figure was obtained for the conduction of one N-channel transistor (this implies
maximum fall time). As can be seen from figure 3.17, the propagation delay of CMOS
NOR gate increases with total ionizing dose. The propagation delay follows the rise
time, due to the series connection of P-channel transistors. In addition, from figure
3.17, the propagation delay decreases with an increase in the width of P-channel
compared with that of N-channel transistor.
The effect of increased P-channel width with respect to that of N-channel
transistor was simulated using PSPICE. This is shown in figure 3.18. It can be seen
from the figure that the increase in P-channel width reduces the rise time and
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propagation delay. As a sacrifice for using large channel width, the propagation delay
can be made to decrease with an increase in total ionizing dose. Hence, the larger the
transistors, the greater the radiation tolerance. This observation agrees with Kern and
Shafer [8] who proposed that, the performance of CMOS electronic circuits in
radiation environment can be improved by increasing the ratio of the device (P- and
N- MOSFETS).
3.5 CONCLUSIONS.
The total ionizing dose effect on switching time of CMOS logic gates
(INVERTER, NAND and NOR), was obtained by considering the effects to total ionizing
dose radiation on the MOSFET mobility and threshold voltage. The switching time
equations were derived and then used in C programs. Also, the PSPICE simulations
were performed. A comparison was made of the results obtained using C and PSPICE
programs.
The fall and rise time equations of CMOS INVERTER were derived. The derived
equations were compared with that given by Taub and Schilling [4]. The switching
time results obtained from the derived equations are very close to those obtained by
Taub and Schilling [4].
The results of the effects of total ionizing dose showed that, the rise time of
CMOS inverter increases with increase in total ionizing dose. The increase may be
due to an increase in absolute value of the threshold voltage and a decrease in
mobility of P-channel transistor with total ionizing dose radiation. The fall time of
CMOS inverter decreased with an increase in total ionizing dose. The decrease may
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be due to a decrease of N-channel threshold voltage with total ionizing dose. With the
width of the P-channel being three times that of the N-channel, the propagation delay
was found to be almost independent to of the total ionizing dose. The values of
switching time obtained using PSPICE simulations were similar to those obtained using
C programs.
The results on the effects of total ionizing dose on the switching time of 3-input
CMOS NAND gate indicated that, the rise time increases, while the fall time and
propagation delay decrease with increase in total ionizing dose radiation. The values
of switching times obtained using PSPICE for simulation and C program were very
close.
The effects of total ionizing dose radiation on the switching times of 3-input
CMOS NOR gate indicated that, the fall time decreases while the rise time and
propagation delay increase with an increase in total ionizing dose radiation. The
values of switching time obtained when the derived equations for fall time and rise
time were used in C program calculations, are close to those obtained from PSPICE
simulations.
From the results of the effects of total ionizing dose on the switching times of
the basic CMOS logic gates (the INVERTER, NAND and NOR gates), it can be
concluded that:
(i) The rise time of CMOS logic gate increases with an increase of total ionizing
dose radiation.
(ii) The fall time of CMOS logic gate decreases with an increase of total ionizing
dose radiation.
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(iii)
(iv)
(V)
(vi)
For CMOS logic gates, the values of the rise time can be reduced by increasing
the width of the P-channel transistors and the values of the fall time can be
reduced by increasing the width of the N-channel transistors.
The value of the propagation delay of CMOS inverter, CMOS NAND gate and
CMOS NOR gate can be reduced by increasing the width of P-channel
transistors with respect to that of N-channel transistors (assuming the length
of P-channel are the same to that of N-channel).
The decrease of the propagation delay of CMOS NAND gate, and the increase
of that of CMOS NOR gate with total ionizing dose radiation suggests an
advantage of using NAND gate instead of NOR gate in the radiation
environment.
By using the size of the P-channel transistor equal to three times that of the N-
channel transistor (i.e Wp = 3W,), the propagation delay of CMOS inverter, 3-
input NAND and NOR gates can be made to decrease with or be independent
of the increase in total ionizing dose,
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RADIATION HARDENING OF CMOS SRAM USING
SWITCHED CAPACITOR NETWORKS
4.1 INTRODUCTION
Memory elements, such as SRAM, are employed for computing and storage of
information. A change of logic state, due to radiation, can cause computational errors
and propagation of errors through a system. Upset of the above type can take place
when a charge particle, such as cosmic ray, strikes a sensitive part of a memory cell
and sufficient charge is generated to cause a change in the logic state of the cell. In
the case of CMOS SRAM, a charged particle striking the drain diffusion of either the
p-channel or n-channel device can cause cell upset if enough charge is deposited or
removed at specific nodes of the cell [1].
One method that is used to harden CMOS SRAM cell against single event upset
is the use of feedback resistors [1]. The circuit is shown in Figure 4.1. The feedback
resistors tend to increase the time constants of the feedback path between the
inverter pairs of the CMOS SRAM cell, and make the cell less susceptible to single
event upset. However, the negative temperature coefficient of the feedback
polysilicon resistance makes CMOS SRAM cell more susceptible to single event upset
at high temperatures. In addition, the polysilicon resistors normally used as a
feedback resistance increase the size of hardened SRAM cells. In this chapter, a
method is developed for replacing polysilicon feedback resistance of SRAM cell with
switched capacitor networks.
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Figure 4.1 CMOS SRAM with Feedback Resistors.
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4.2 SWITCHED CAPACITOR NETWORKS
It can be shown that if clock frequency is high enough, a combination of
switches and capacitor can replace a resistor that is dependent only on the clock
frequency and capacitor [2].
The switched capacitor network, employed in this work, is a single-phase
grounded switched capacitor shown in Figure 4.2. It consists of two switches and
a capacitor. Assuming that at odd time n, the left and the right switches are closed,
and applying the charge equation to the network, the charge equations become:
For odd time n:
iz (n) = CV I(n) -CV 2(n-l) (4.1)
i2(n) = CV 2 (n) -CV I(n-l) (4.2)
For even time n:
iI(n) = 0 (4.3)
=
w i2(n) = 0 (4.4)
Equations (4.1) to (4.4) can be combined such that the resulting equations are
valid for both even and odd times. This is done by using "switching function" [3] to
obtain the following equations:
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i 1(n) = A °(n) CV 1(n) - A °(n-1) CV 2(n-l) (4.5)
i2(n) = A°(n) CV 2(n) - A°(n-I)CVI(n-I) (4.6)
where:
A_(n)
i+(-i) a
w
2
and
A°(n)
I- (-i) n
2
=__
i
w
w
Equation (4.5) and (4.6) are time-variant equations required to describe Figure 4.2.
For design purposes, it is desirable to describe switched capacitor networks as
two-port network in the frequency domain. For the sampled-data system, the link to
the frequency domain can be established with the z-Transformation. To obtain z-
transform of the nodal charge equations (4.5) and (4.6), some basic z-transforms,
listed in Table 4.1 [3], are required. By using formulas (2), (4), (7), (8) and (9) of
Table 4.1, equations (4.5) and (4.6) become:
I1e(Z) + llO(Z) = CVI°(Z) - _2°(Z) Z -I (4.7)
I2e(z) + i2O(z) = cv2o(z) - cvlo(z) z-I (4.8)
N
w Equations (4.7) and (4.8) can be rewritten as:
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Table 4.1
Some Useful Relations For The Analysis of SC Network
I o A'(.)[(.) ___ F(z)+F(-z)
2 =F'(z)
E_
. AO(,,)f(.) _ F(z)-F(-z)
2 =F°(z)
. A'(n - l)f(n - I) z-'F(z)
.
-" -IA°("-l)f("-z) _ z F'(z)
5. A'(n)f(n.- I) A°fn-l)f(n-1)-.z-._z-'F*(z)
6. A °(n)f(n - I) = A" (,, - l):(,, -1)--z---_z-' F" (z )
.
o
A'(,,) +A°(n) i A'(z)+ AO(z) =
A'(',) f (,,)+A°(.) f (.)= f'(,,)+ f'(,,)= f (,,)
9. f'(n)+ fo(n) = f (,,)__z___F(z)+ F'(z) = F (z)
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/le, O(z) : cvle, o(Z) - cv2e,°(Z) Z -I (4.9)
I1°"(Z) = 0 (4.10)
: _ CV2e, o (4 •ii)
, _ 12"°(Z) = (Z) - CVIe'°(Z) Z -I
z L_
12",°(z) = 0 (4.12)
i
w
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Note that the elements in equations (4.7) and (4.8) consist of terms C which
correspond to resistance, R,_
delay (or storage ) properties.
= 1/C and Cz 1 which correspond to a resistors with
The equivalent circuit of equations (4.7) and (4.8) is
shown in Figure 4.3, and this z-domain equivalent circuit contains voltage sources,
capacitor, resistor and storage element (storistor refers to a one-port storage element
in which the current through it is proportional to a delayed version of the voltage
across it [4]).
To implement the storistor on a general purpose circuit simulation program, the
program has to allow time-delay elements. SPICE has such an element in a Iossless
transmission line, properly terminated by its characteristic impedance. The Iossless
transmission line realizes the pure time-delay necessary for the proper simulation of
sampled-data system [4]. Figure 4.4 shows the schematic symbol in the z-domain for
a storister having a delay equal to T (full switching period). The relationship between
the current I(z) and the nodal voltages V_(z) and V2(z) of the storister is defined by:
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Figure 4.5 Continuous Time Model of a Storister.
59
w
w,ll
m
=
z
w
l(z) = CZ-z[VI(Z) - V2(Z)] (4.13)
In the s-domain, equation (4.13) becomes:
I(s) = CeST[Vl(s) - V2(s)] (4.14)
and in the continuous-time domain, equation (4.14) becomes
i (t) = C[v z (t-19 - v2(t-T)] (4.15)
Equation (4.15) can be rewritten as:
v3(t ) = Vz(T-T) - v2(t-T ) (4.16)
i(t) = Cv 3(t) (4.17)
Thus, equation (4.1 5) yields the continuous-time domain equivalent circuit of the
storister shown in Figure 4.5. The differential input delay unit can be implemented
by Iossless transmission line element (available in the SPICE program). This is shown
in Figure 4.6. Inserting the continuous time domain model of the storister (Figure 4.5)
into Figure 4.3, we obtain Figure 4.7, which the continuous time domain equivalent
circuit of the single phase grounded switched capacitor (SPGSC) with storister
implemented using a Iossless transmission line. SRAM with single phase grounded
switched capacitor is shown in Figure 4.8.
4.3 MOS IMPLEMENTATION OF SO SRAM
The single phase grounded switched capacitor SRAM, implemented using MOS
technology, is shown in figure 4.9. It consists of ten MOS transistors. M1, M2, M3
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mand M4 constitute the basic configuration of the SRAM cell and M5, M6, M7, M8, M9
and MIO constitute the SC network. The SC network operation is as follows. M5,
M6, M7 and M8 are used in Figure 4.9 as switches, M9 and M10 are used as storage
element (capacitors) and the clock generate the pulse to turn the switched capacitor
ON and OFF. The resistance of the SC network depends on the clock frequency and
storage elements. The SC networks provide the resistance needed for increasing the
critical charge of the cell and also introduce additional capacitance to the sensitive
nodes and the feedback paths of the cell, which can effectively increase SEU
immunity of the cell. The SC SRAM operates in two modes, when clock pulse is ON
and when clock pulse in OFF. In the following sections, we will compare the
performance SC SRAM, SRAM without feedback and SRAM with feedback resistance.
T r_
w
F
4.4 SWITCHING T4MES OF SRAM CELLS
The switched capacitor CMOS SRAM cell, shown in Figure 4.9, was simulated
when the pulse clock is ON and OFF and the results are compared with SRAM without
feedback resistor (Figure 4.10) and SRAM with feedback resistor (Figure 4.1).
Transient analysis on the various SRAM cells were performed. A rectangular pulse,
with amplitude of 5V, pulse duration of 5ns, and period of l Ons, was connected at
one input of the SRAM. Both the input and output were observed. The transient
analysis output of switched capacitor SRAM cell with clock pulse ON or OFF are
shown in Figure 4.11 and 4.12, respectively. From the results of the transient
analysis the rise time, fall time, propagation delay and time-shift of the SRAM cells
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were obtained. The switching times are defined as follows:
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Rise time: Time taken by amplitude of the output voltage to increase
from 10% to 90% of the final value.
Fall time: Time during which the amplitude of the output voltage to
fall from 90% to 10% of the maximum value.
Propagation delay: The average of rise time and fall time.
Time Shift: Time required for the output to occur when the input signal
is applied.
Table 4.2 show the switching times of the SRAM cells. From Table 4.2, it can
be seen that the rise time, fall time propagation delay and time shift of the switched
capacitor SRAM with the clock pulse ON or OFF, and SRAM without feedback
resistance are small compared to those of SRAM with feedback resistor. In addition,
the rise time, fall time, propagation delay and time shift of the switched capacitor
SRAM with clock pulse ON or OFF are similar to those of SRAM without feedback
resistors.
The local write time is the minimum time required to change the logic state of
SRAM via an access transistor. The local write time of the SRAM cells were
determined. The circuits used to obtain the write time are Figure 4.10 (for SRAM
without feedback resistance), Figure 4.1 (for SRAM with feedback resistance) and
Figure 4.9 (for SC SCRAM with the clock pulse ON or OFF). To obtain the write
times, 5V and OV were connected to SRAM cells through access transistors. The
pulse was placed on the gate of the access transistor, and SRAM output was
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Table 4.2
Switching Times of SRAM Cells.
Feedback
Resistance
Value
i
20k
40k
60k
80k
100k
Fall Time
*E-9 S
0.90
1.70
2.49
3.15
4.00
4.63
5.73
7.59
0.4087
0.280
0.610
120k
150k
200k
SRAM
without
feedback
resistance
SC SRAM
when
clock ON
SC SRAM
when
clock OFF
Rise Time
*E-9 S
0.891
1.581
2.378
3.121
3.750
4.476
5.503
7.248
0.380
Propaga-
tion
Delay
• E-9 S
0.895
1.64
2.434
3.315
3.870
4.695
i
1.029
0.5995
5.616
7.420
0.645
0.654
0.60475
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Time
Shift
*E-9 S
1.497
2.296
3.201
4.019
4.830
5.706
6.972
9.112
0.765
0.7696
0.6282
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observed. The time taken for the output to reach 90% and 99% of the maximum
output voltage was observed. Table 4.3 shows the write time of the memory cells,
for the case where the output reaches 90% of the maximum output voltage. Table
4.4 is the local write time for the case where the SRAM output attains 99% of the
maximum output voltage.
As seen from Table 4.3 and Table 4.4, the write time is increased with an
increase in feedback resistance for SRAM. Figure 4.13 shows the write time versus
resistance for the SRAM with feedback resistors. The figure was drawn using Table
4.3. It is obvious from the figure that, the write time increases as the feedback
resistance increases. Note that the write time of SRAM without feedback resistor and
SC SRAM with clock pulse ON are small compared to those of SRAM with feedback
resistors. However, the SC SRAM with the clock pulse OFF has a higher value of
write time.
4.5 CRITICAL CHARGE OF SRAM CELLS
A high energy particle can strike a sensitive node of SRAM. The charged
particle, penetrating the memory cell device, will produce a number of carriers
determined by the initial energy. The generated carriers appear as "photocurrent"
within the affected node of a device. Cell upsets will take place if enough charge is
delivered to the hit node. The charge needed to cause cell upset is termed critical
charge, Qc,_. Critical charge is a measure of single event vulnerability of RAM cells.
It can be evaluated by analysis of simulation of circuits and layouts during a design
cycle, thereby allowing for design optimization.
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Table 4.3
Local Write Times of SRAM when the SRAM Output Voltage is 90% of the
Maximum Output Voltage.
r_
w
Feedback resistance values
20k
40k
60k
80k
100k
120k
150k
200k
SRAM without feedback
SC SRAM when the clock
pulse ON
SC SRAM when the clock
pulse OFF
Write time
*E-9 S
3.9895
7.1053
10.30
13.439
16.63
19.737
24.526
29.79
0.622807
1.8947
8.068
z
i W
g
z ;
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Table 4.4
Local Write Times of SRAM when the SRAM Output Voltage is 99% of the
Maximum Output Voltage.
w
Feedback resistance values
20k
40k
60k
80k
100k
120k
150k
200k
SRAM without feedback
SC SRAM when the clock
pulse ON
SC SRAM when the clock
pulse OFF
Write time
*E-9 S
5.1158
8.543
11.030
15.614
17.790
22.737
28.211
32.110
0.712281
2.2456
10.540
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To model the effect of p-hit for SC SRAM cell, SRAM without feedback
resistance and SRAM with feedback resistance, an exponential current pulse was
inserted between ground and node 5, (of Figure 4.9) between ground and node 3 (of
Figure 4.10) and between ground and node 5 (of Figure 4.1 ), respectively. Similarly,
to model the effect of n-hit, and exponential current pulse was inserted between node
3 and ground for SC SRAM (Figure 4.9), between node 1 and ground for SRAM
without feedback (Figure 4.10)
feedback resistance (Figure 4.1 ).
and between node 3 and ground for SRAM with
The analytical approximation of the current pulse
due to transient radiation is shown by Messenger [5] as:
i(t) = Io(e -t/= - e -c/p ) (4.18)
where:
/o
(7
B
is approximately the maximum current.
is a collection time constant of the junction and
is the time constant for initially establishing the ion track.
In this work, we used the modified version of equation (4.18). The waveform used
is shown in Figure 4.14. The rise time and fall time constants of the exponential
pulse were set equal to 0.01ns and 0.25ns, respectively [6].
During the computer simulations for the critical charge, we set the exponential
current pulse width to be 2ns [6,7,8]. The critical charge was obtained by varying the
amplitude of the exponential current pulse until the output of the SRAM cell changes
state. Figure 4.15 and Figure 4.16 are P-hit simulations of SEU when the input and
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output waveforms change states for SC SRAM when the clock pulse ON and OFF,
respectively. Figures 4.17 and 4.18 are the p-hit simulations for SRAM without
feedback and SRAM with feedback resistance of 80 kilohoms, respectively.
By knowing the amplitude and duration of the exponential current pulse required
to change the state of the SRAM cells, the critical charge can be calculated by the
expression:
Qcrit = f i (t) dt (4.19)
o
The current pulse used in this work (show in Figure 4.15) can be expressed as:
i(t) =lo(1-e -u;) 0 <_ t <_ 5rr (4.20)
i(t)=lo 5rr <- t < 2000 ps (4.21)
i(t)=Io(eU',) 2000 ps < t <_ 2000 ps + 5ry (4.22)
where:
therefore,
r, is the rise time constant (10 ps).
rs is the fall time constant (250 ps).
2000 ps is the width of the exponential pulse and
1o is the maximum value of the current pulse.
51: z
Qcrie = Io ( f
o
2000ps 2000pS+5Tf
5'r z 2000ps
(4.23)
The above equation simplifies to
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Kilohms. V(3) and V(5) change states.
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Table 4.5 shows the current amplitude needed to cause cell upset and critical charge
of the p-hit simulations of the SRAM cells.
N-hit simulation for critical charge for the SC SRAM with the clock pulse ON
and OFF were done. In addition, N-hit simulation for SRAM without feedback
resistance and SRAM with 80 kilohms feedback resistance were performed. The
waveforms are similar to those obtained for the P-hit simulations. The current pulse,
described by equations (4.20) to (4.22), was used for the N-hit simulations. The
critical charge was calculated using equations (4.19) and (4.24). Table 4.6 shows the
current amplitude needed to cause cell upset and critical charge of the n-hit simulation
of SRAM cells.
4.6 DISCUSSION OF RESULTS
From Table 4.2, it can be seen that the switching times of the switched
capacitor SRAM are similar to those of SRAM without feedback resistors. Also, from
Table 4.2, the switching times of the switched capacitor SRAM are similar to those
of SRAM without feedback resistance. Thus, in terms of Switching times, the
switched capacitor SRAM is superior than resistive hardened SRAM.
From Figure 4.12, it can be seen that the output of the SC SRAM with the
clock OFF is approximately 3.7 V. There is a potential drop across the large resistive
value of the switched capacitor network. The voltage can be increased to4.15 V if
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Table 4.5
Critical Charge of CMOS SRAM Cells for P-hit Simulation of SEU.
Feedback C urrent C r it i c a I
resistance amplitude (A) charge (pC)
values
20k
40k
60k
80k
lOOk
120k
150k
200k
CMOS SRAM
without feedback
resistance
SC SRAM cell
when pulse clock
ON
SC SRAM cell
when pulse clock
OFF
1.9E-3 3.781
2.3E-3 4.577
49.4E-3 98.306
1.5E1 29.850E3
76.2E1 151.638E3
5.97E6
1.413E9
3.0E3
i
7.1E5
73.8E6
1.3E-3
2.4E-3
i i
Greater than
1E9
146.862E9
2.58
4.776
1.99E12
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Table 4.6
Critical Charge of CMOS SRAM Cells for N-hit Simulation of SEU.
Feedback
resistance
values
20k
40k
60k
80k
lOOk
120k
150k
200k
CMOS SRAM
without feedback
resistance
SC SRAM cell when
pulse clock ON
SC SRAM cell when
pulse clock OFF
Current
amplitude (A)
.,,.,, ,,.. ,,. ,,,,.,,
2.3E-3
3.0E-3
35.9E-3
1.6E1
45.9E1
1.3E3
2.8E5
73.8E6
1.6E-3
2.0E-3
Greater than
1E9
Critical
charge (pC)
4.577
5.970
71.441
3.184E3
91.341 E3
2.587E6
557.20E6
146.862E9
3.184
3.980
1.990E12
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Lthe input is 5.5 V; and also to 4.65 V if the input is 6.0 V.
From Figure 4.13 and Table 4.3, it is obvious that there is an linear relationship
between the write time and the feedback resistance. This observation is similar to
that observed by Fogarty and co-workers [9], who observed that for 32K x 8 S_M
w
W
i J
w
= =
(1.25# process) the cell write time is approximately 1.48ns per 100 kilohms.
From Table 4.3, it can be seen that the write time of the SC SRAM is low when the
clock pulse ON, but it is considerably higher when the pulse clock is OFF. When the clock
pulse is ON, the equivalent resistance of the switched capacitor is low. However, the equivalent
resistance of the switched capacitor is very high when the clock pulse is OFF. This will account
for the differences in the write times of the switched capacitor SRAM for clock pulse being ON
or OFF. The write-time the SC SRAM with clock pulse OFF is comparable to SRAM with
feedback resistance of 60 kilohms.
From Tables 4.5 and 4.6, it can be seen that as the feedback resistance increases, the
critical charge increases. This is expected, since the higher the value of the feedback resistance
the more the SRAM will be hardened against single event upsets. There is no trend in terms
of whether the critical charges for N-hit are higher than those of P-hit. In addition, Tables 4.5
and 4.6, shows that when the clock pulse of the SC SRAM is ON, the critical charge of the SC
SRAM is small. However, when the clock pulse of the SC SRAM is OFF, the critical charge
of the SC SRAM is extremely large.
The SC networks provide the resistance needed for increasing critical charge of the cell
and also introduce additional capacitance to the sensitive nodes and the feedback paths of the
cell, which can effectively increase SEU immunity of the cell.
The switched capacitor SRAM seems to be a viable alternative to SRAM with
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polysilicon feedback resistors. The switching times of the SC SRAM are smaller than
those of SRAM with feedback resistors. The write time of SC SRAM (clock pulse
OFF) is better than that of SRAM with feedback resistance of 60 kilohms. In addition,
the critical charge of SC SRAM (with clock pulse OFF) is far greater than that of
SRAM with feedback resistance of 200 kilohms.
m 4.7 CONCLUSIONS AND FUTURE WORK
One method that is used to harden CMOS SRAM cells against single event
upsets is the use of feedback resistors. However, the feedback resistors normally
used to hardened CMOS SRAM cells increases the write time and the size of SRAM
cells. In addition, because of negative temperature coefficient of the polysilicon
resistor, the SRAM becomes more susceptible to radiation at high temperatures. In
this chapter, a method is developed for replacing polysilicon feedback resistors with
switched capacitors:
The equivalent circuit of the switched capacitor networks, suitable for SPICE
simulations was developed. SRAM, with the above switched capacitor network was
simulated using SPICE. SRAM with single-phase grounded switched capacitor had
functional characteristics similar to classical SRAM.
The single phase grounded switched capacitor SRAM was implemented using
MOS technology. Computer Simulations using SPICE were performed on switched
capacitor SRAM, SRAM without feedback resistors and SRAM with feedback
resistors. It was found that the rise time, fall time, propagation delay and the time
shift of the switched capacitor SRAM, and SRAM without feedback resistors were
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small compared to those of SRAM with feedback resistors. In addition, the switching
times of the switched capacitor SRAM were found to be superior than those of SRAM
cells with feedback resistors.
The write times of the SRAM without feedback resistor and switched capacitor
SRAM with the clock pulse ON are small compared to those of SRAM with feedback
resistors. However, the switched capacitor SRAM with the clock pulse OFF has a
write time comparable to that of SRAM with 60 kilohms feedback resistance.
As expected, the critical charge of SRAM was found to increase with feedback
resistance. In addition, it was found that, when the pulse clock of the switched
capacitor is ON, the critical charge of the switched capacitor SRAM is small.
However, when the clock pulse of the switched capacitor is OFF, the critical charge
of the switched capacitor is extremely large.
The switched capacitor SRAM seems to be a viable alternative to SRAM with
polysilicon feedback resistors. The switching times of the SC SRAM are smaller than
those of SRAM with feedback resistors. The write time of SC SRAM (clock pulse
OFF) is better than that of SRAM with feedback resistors of 60 kilohms. However,
the critical charge of SC SRAM (with clock pulse OFF) is far greater than SRAM with
feedback resistance of 200 kilohms.
The switched capacitor SRAM seems to be a viable alternative to SRAM with
polysilicon feedback resistance. However, the results and the conclusions of this
work were obtained from SPICE simulations. The conclusions need to be checked
with fabricated versions of the switched capacitor SRAM.
This work did not consider the effect of total ionizing dose (TID) radiation on
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the functional performance of switched capacitor SRAM. It is well known that TID
radiation on MOS device, causes threshold voltage shift, mobility degradation and
increases in leakage current. The double effects of TID and SEU need to be
considered for SC SRAM and other memory cells.
The write time of the SC SRAM, when the clock pulse is OFF is large. Circuit
design approaches should be considered with the view of reducing the write time.
One approach will be to explore the sizing of the inverter transistors of the SRAM and
also the transistors of the switched capacitor network.
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CHAPTER 5
SDMMAR¥
Alpha-particle induced soft errors in dynamic memories were investigated in this
report. Column and cell alpha particle hits were simulated for MOS dynamic memory
cell using SPICE. Simulations were performed to obtain the critical charge of bitline,
memory cell, and combined cell-bitline during an alpha particle hit.
The row and column capacitances and resistances were calculated from circuit
layout using 2 micron design rules.
was far higher than that of the cell.
It was found that the critical charge of the bitline
In addition, the critical charge for the combined
cell-bitline was found to be dependent on the gate voltage of the access transistor
=, L._
li
m
r
In addition, the effect of total ionizing dose radiation on the switching times of
CMOS logic gate was obtained by considering the effects of radiation on mobility and
threshold voltage on MOSFET transistors. The rise time and fall time equations of
CMOS logic gates were derived. The results from the derived equations were
compared with an approximate equations for switching time found in the literature.
The effects of total ionizing dose on the switching times of CMOS logic gates were
obtained by the use of C and SPICE programs.
The results of this work indicate that, the rise time of CMOS logic gates
increases, while the fail time decreases with an increase in total ionizing dose. Also,
by increasing the size of the P-channel transistor, the propagation delay of CMOS
logic gate can be made to decrease with, or be independent of an increase in total
T i
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ionizing dose radiation. The result from the C program calculations and
simulations show similar trends.
SPICE
Furthermore, a method was developed for replacing polysilicon feedback
resistance of SRAMs with a switched capacitor network. For the purpose of
computer simulations, the equivalent circuit of switched capacitor was developed in
the continuous time domain using storister. Computer simulations show that SRAM
with single phase grounded switched capacitor has functional characteristics similar
to those of standard SRAM.
A single phase grounded switched capacitor SRAM was implemented using
MOS technology. The characteristics of switched capacitor SRAM were compared
with those of SRAMs with feedback resistance. It was found that the rise time, fall
time and propagation delay of the switched capacitor SRAM is superior to those of
SRAM with feedback resistance. The switched capacitor method has a write time
similar to or better than SRAM with passive feedback resistance. In addition, the
switched capacitor SRAM, when the clock pulse is off, has a very large critical
charge. The results of this work indicate that switched capacitor SRAM is a viable
alternative to SRAM with polysilicon feedback resistance.
m
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